

4-28-00

A

04/27/00
jc530 U.S. PTO

UTILITY PATENT APPLICATION TRANSMITTAL

(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
11675.183Total Pages in this Submission
37TO THE ASSISTANT COMMISSIONER FOR PATENTSBox Patent Application
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

ETCHANT AND METHOD OF USE

and invented by:

Kevin G. Donohoe and David S. Beckerjc530 U.S. PTO
09/559504
04/27/00If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:

Continuation Divisional Continuation-in-part (CIP) of prior application No.: _____

Which is a:

Continuation Divisional Continuation-in-part (CIP) of prior application No.: _____

Which is a:

Continuation Divisional Continuation-in-part (CIP) of prior application No.: _____

Enclosed are:

Application Elements

1. Filing fee as calculated and transmitted as described below

2. Specification having 37 pages and including the following:
 - a. Descriptive Title of the Invention
 - b. Cross References to Related Applications (*if applicable*)
 - c. Statement Regarding Federally-sponsored Research/Development (*if applicable*)
 - d. Reference to Microfiche Appendix (*if applicable*)
 - e. Background of the Invention
 - f. Brief Summary of the Invention
 - g. Brief Description of the Drawings (*if drawings filed*)
 - h. Detailed Description
 - i. Claim(s) as Classified Below
 - j. Abstract of the Disclosure

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
11675.183

Total Pages in this Submission
37

Application Elements (Continued)

3. Drawing(s) (when necessary as prescribed by 35 USC 113)
 - a. Formal Number of Sheets _____
 - b. Informal Number of Sheets 7
4. Oath or Declaration
 - a. Newly executed (original or copy) Unexecuted
 - b. Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only)
 - c. With Power of Attorney Without Power of Attorney
 - d. DELETION OF INVENTOR(S)
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5. Incorporation By Reference (usable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. Computer Program in Microfiche (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included)
 - a. Paper Copy
 - b. Computer Readable Copy (identical to computer copy)
 - c. Statement Verifying Identical Paper and Computer Readable Copy

Accompanying Application Parts

8. Assignment Papers (cover sheet & document(s))
9. 37 CFR 3.73(B) Statement (when there is an assignee)
10. English Translation Document (if applicable)
11. Information Disclosure Statement/PTO-1449 Copies of IDS Citations
12. Preliminary Amendment
13. Acknowledgment postcard
14. Certificate of Mailing

First Class Express Mail (Specify Label No.): EL 394 376 754 US

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
11675.183

Total Pages in this Submission
37

Accompanying Application Parts (Continued)

15. Certified Copy of Priority Document(s) *(if foreign priority is claimed)*

16. Additional Enclosures *(please identify below):*

Fee Calculation and Transmittal

CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	49	- 20 =	29	x \$18.00	\$522.00
Indep. Claims	6	- 3 =	3	x \$78.00	\$234.00
Multiple Dependent Claims (check if applicable)			<input type="checkbox"/>		\$0.00
				BASIC FEE	\$690.00
OTHER FEE (specify purpose)					\$0.00
				TOTAL FILING FEE	\$1,446.00

A check in the amount of **\$1,446.00** to cover the filing fee is enclosed.

The Commissioner is hereby authorized to charge and credit Deposit Account No. **23-3178** as described below. A duplicate copy of this sheet is enclosed.

Charge the amount of _____ as filing fee.

Credit any overpayment.

Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.

Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

Signature

Bradley K. DeSandro, Reg. No. 34,521



022901

PATENT TRADEMARK OFFICE

CC:

TRANSMITTAL LETTER
(General - Patent Pending)

Docket No.
11675.183

In Re Application Of: Donohoe et al.

Serial No. Not yet assigned	Filing Date Herewith	Examiner Not yet assigned	Group Art Unit Not yet assigned
--------------------------------	-------------------------	------------------------------	------------------------------------

Title: ETCHANT AND METHOD OF USE

jc530 U.S. PTO
09/559504
04/27/00


TO THE ASSISTANT COMMISSIONER FOR PATENTS:

Transmitted herewith is:

Utility Patent Application Transmittal (3 pgs); Application (37 pgs); Declaration and Oath; Recordation Form Cover Sheet and Assignment; Seven (7) Sheets of Informal Drawings; Check No. 115122 in the amount of \$1,446.00; Check No. 115123 in the amount of \$40.00; Certificate of Mailing by Express Mail No. EL 394 376 754 US; Postcard

in the above identified application.

No additional fee is required.
 A check in the amount of _____ is attached.
 The Assistant Commissioner is hereby authorized to charge and credit Deposit Account No. 23-3178 as described below. A duplicate copy of this sheet is enclosed.

Charge the amount of _____
 Credit any overpayment.
 Charge any additional fee required.



Signature

Dated: April 27, 2000

Bradley K. DeSandro, Reg. No. 34,521



022901

PATENT TRADEMARK OFFICE

I certify that this document and fee is being deposited on _____ with the U.S. Postal Service as first class mail under 37 C.F.R. 1.8 and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Signature of Person Mailing Correspondence

Typed or Printed Name of Person Mailing Correspondence

CC:

CERTIFICATE OF MAILING BY "EXPRESS MAIL" (37 CFR 1.10)Applicant(s): **Donohoe et al.**

Docket No.

11675.183Serial No.
Not yet assignedFiling Date
HerewithExaminer
Not yet assignedGroup Art Unit
Not yet assignedInvention: **ETCHANT AND METHOD OF USE**jc510 U.S. PTO
09/559504
04/27/00**022901**

PATENT TRADEMARK OFFICE

I hereby certify that this **Patent Application and related documents**
(Identify type of correspondence)is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under
37 CFR 1.10 in an envelope addressed to: The Assistant Commissioner for Patents, Washington, D.C. 20231 on
April 27 2000
(Date)**Peggy R. Huft**

(Typed or Printed Name of Person Mailing Correspondence)

(Signature of Person Mailing Correspondence)

EL 394 376 754 US

("Express Mail" Mailing Label Number)

Note: Each paper must have its own certificate of mailing.

INVENTOR INFORMATION

Inventor One Given Name:: Kevin G
Family Name:: Donohoe
Postal Address Line One:: 719 West Ridgeline Drive
City:: Boise
State or Province:: Idaho
Country:: USA
Postal or Zip Code:: 83702
City of Residence:: Boise
State or Province of Residence:: Idaho
Country of Residence:: USA
Citizenship Country:: USA
Inventor Two Given Name:: David S
Family Name:: Becker
Postal Address Line One:: 2399 Sunshine Drive
City:: Boise
State or Province:: Idaho
Country:: USA
Postal or Zip Code:: 83712
City of Residence:: Boise
State or Province of Residence:: Idaho
Country of Residence:: USA
Citizenship Country:: USA

CORRESPONDENCE INFORMATION

Name Line One:: Bradley K. DeSandro,
Name Line Two:: WORKMAN, NYDEGGER & SEELEY
Address Line One:: 1000 Eagle Gate Tower
Address Line Two:: 60 East South Temple
City:: Salt Lake City
State or Province:: Utah
Country:: USA
Postal or Zip Code:: 84111
Telephone One:: 801-533-9800
Fax One:: 801-328-1707
Electronic Mail One:: phuft@wnspat.com

APPLICATION INFORMATION

Title Line One:: ETCHANT AND METHOD OF USE
Total Drawing Sheets:: 7
Formal Drawings?:: No
Application Type:: Utility
Docket Number:: 11675.183
Secrecy Order in Parent Appl.?:: No

REPRESENTATIVE INFORMATION

Representative Customer Number:: 22901
Registration Number One:: 34521

Source:: PrintEFS Version 1.0.1

Express Mailing Label No. EL394376754US

PATENT APPLICATION
Docket No.11675.183

UNITED STATES PATENT APPLICATION

of

Kevin G. Donohoe

and

David S. Becker

for

ETCHANT AND METHOD OF USE

WORKMAN, NYDEGGER & SEELEY

A PROFESSIONAL CORPORATION
ATTORNEYS AT LAW
1000 EAGLE GATE TOWER
60 EAST SOUTH TEMPLE
SALT LAKE CITY, UTAH 84111

1

BACKGROUND OF THE INVENTION

2

1. The Field of the Invention

3

The present invention relates to semiconductor device fabrication. More particularly, the present invention relates to etch processing of semiconductor structures. In particular, the present invention relates to a contact hole etch and process therefore that operates in the sub-half micron range, where the etchant includes a compound that is used as a selectivity enhancer.

8

2. The Relevant Technology

9

In the microelectronics industry, a substrate refers to one or more semiconductor layers or structures which includes active or operable portions of semiconductor devices. In the context of this document, the term "semiconductive substrate" is defined to mean any construction comprising semiconductive material, including but not limited to bulk semiconductive material such as a semiconductive substrate, either alone or in assemblies comprising other materials thereon, and semiconductive material layers, either alone or in assemblies comprising other materials. The term substrate refers to any supporting structure including but not limited to the semiconductive substrates described above.

17

18

19

20

21

22

23

24

25

26

Miniaturization is the process of crowding an ever-increasing number of microelectronic devices into the same amount of semiconductive substrate real estate while maintaining and/or improving the quality of each microelectronic device. Miniaturization also requires improving and/or maintaining the integrity of interconnects and vias. The pressure to fabricate ever-smaller microelectronic devices on the active surface of semiconductive substrates consequently requires the formation of smaller topographical features that define the components of the microelectronic devices. One feature is the contact corridor, also known as the contact hole or channel (hereinafter "contact") which typically comprises a circular depression that extends through a dielectric layer to an underlying structure that is electrically conductive or electrically semiconductive.

1 As the miniaturization process progresses into the sub-half micron range, structural
2 dimension tolerances become increasingly important such that processing sensitivity must
3 be correspondingly improved. As an example, a contact in the subhalf-micron range
4 preferably retains a critical dimension (CD) within a defined tolerance during a high-aspect
5 ratio anisotropic etch through a dielectric layer. The contact, therefore, must retain its initial
6 circular cross section and constant diameter cylindrical shape within the dielectric layer in
7 order to avoid cutting into an underlying structure outside of the CD. Additionally, the CD
8 cannot become so small that an open circuit is created due to the inability to fill the contact,
9 or a destructively high resistance created by a too-narrow contact.

10 As used herein, the term "high-aspect ratio" refers to depth-to-bottom CD ratio of
11 about five to one or more. In addition to contacts, high-aspect ratio sub-half micron width
12 lines or trenches within a dielectric layer must be fabricated under conditions that require
13 similar etch tolerances.

14 A dry, or plasma etch in an etch tool is the preferred process for etching a subhalf-
15 micron contact. Inductively coupled, or high density etch systems are commonly referred to
16 as etch tools. It would be desirable to etch a high-aspect ratio contact through a layer of
17 dielectric in an etch tool while retaining the preferred CD.

18 Dielectrics may be materials such as borophosphosilicate glass (BPSG) or other
19 materials such as oxides, nitrides, or dielectric anti-reflective coatings (DARC) that are
20 placed between the mask and the substrate silicon. Processing parameters for the etching of
21 a contact require the ability to maintain a CD for about a 2.2 microns deep feature,
22 overetched by 0.4 microns and to generate a contact profile that is preferably only slightly
23 tapered or more preferably substantially cylindrical. At the subhalf-micron geometry, an
24 increase in the radius of the contact caused by a re-entrant profile may be sustained up to
25 about 0.025 microns. Contacts with a depth of about 2.2 microns and between 0.2 and 0.45
26 microns for a CD would be considered to have achieved the required CD profile control.

1 Because the etching process typically involves a silicon oxide such as BPSG and an
2 etch stop layer such as silicon nitride or other materials including doped or undoped silicon
3 oxide, enhanced selectivity to the etch stop layer is required as fabrication proceeds into the
4 subhalf-micron regime.

5 Another problem that exists in the prior art is that different etch types require
6 different chamber wall temperatures. Where a high chamber wall temperature etch must be
7 followed by a lower chamber wall temperature etch, transfer of the semiconductive substrate
8 from the high chamber wall temperature etch to a low chamber wall temperature etch is
9 required because of the inability to cool the high temperature etch chamber rapidly enough.
10 Attempting to conduct a lower temperature etch in a hot, high temperature etch chamber may
11 cause the lower temperature etch to malfunction and to consequently damage or destroy the
12 semiconductor device being fabricated. It is therefore necessary to transfer the
13 semiconductive substrate out of the high temperature etch chamber into a lower temperature
14 etch chamber. Such a transfer is both time consuming and technically difficult where the
15 necessity of maintaining the clean environment requires a transfer to an etch chamber that
16 may be remote and thermally insulated from the high temperature etch chamber. It would
17 therefore be an improvement in the art to discover a method of etching for two traditionally
18 different temperature etches with a closer temperature range or the same temperature range.

19 Applied Materials, Inc. of Santa Clara, California currently offers an inductively-
20 coupled plasma etcher identified as the Dielectric Etch IPS Centura® system (the “IPS
21 system”) for etching high-aspect ratio contacts, among other uses. The IPS system uses an
22 inductively-coupled, parallel plate technology that employs temperature controlled Si
23 surfaces within the etch chamber in combination with fluorine-substituted hydrocarbon etch
24 gases to achieve an oxide etch having a selectivity to silicon nitride in excess of ten to one.
25 U.S. Patent No. 5,423,945, assigned to Applied Materials, Inc., discloses the structure of

1 operation of a predecessor apparatus to the IPS system, a schematic of which is shown in
2 Figure 1. The disclosure thereof is incorporated herein by specific reference.

3 An IPS system 10 as depicted in FIG. 1 includes an etch chamber 12 primarily
4 defined between a grounded silicon roof 14, an RF powered (bias) semiconductive substrate
5 support 16 and a silicon ring 18 surrounding semiconductive substrate support 16, on which
6 a semiconductive substrate 100 is disposed for processing. A plasma 20 generated over
7 semiconductive substrate 100 is confined by magnetic fields as seen at reference numerals
8 22 and 24. Gases are supplied to chamber 12 through a valved manifold 26 which is
9 connected to a plurality of gas sources (not shown). Evacuation of etch chamber 12 may be
10 effected as desired through a valve 28, as is known in the art.

11 An RF source power is supplied to an inner antenna 30 and an outer antenna 32 by
12 an RF generator 34. The inner and outer antennae 30 and 32 are tuned for resonance in order
13 to provide an efficient inductive coupling with plasma 20. Inner antenna 30, outer antenna
14 32, RF generator 34 and associated circuitry comprise a source network 36. Bias power is
15 also supplied to semiconductive substrate support 16 by RF generator 34. RF generator 34,
16 supplying power to semiconductive substrate support 16, comprises a bias network 38 with
17 associated circuitry as shown. RF bias power is delivered at 1.7 ± 0.2 MHz, RF outer
18 antenna power at 2.0 ± 0.1 MHz, and RF inner antenna power at 2.3 ± 0.1 MHz. Other
19 details of IPS system 10 being entirely conventional, no further discussion thereof is
20 required. Semi-conductive substrate 100 is attached to a monopolar electrostatic chuck 16.

21 A plasma etch process that was initially developed for use with the IPS system
22 employs a gas flow of a relatively high rate and somewhat complex chemistry, relatively high
23 process temperatures and, most notably, CO (carbon monoxide) in the gas mixture.
24 Specifically, the process employs 300-400 (and preferably 358) standard cubic centimeters
25 per minute (sccm) Ar (argon), 55 sccm CO, 82 sccm CHF_3 (trifluoromethane), and 26 sccm
26 CH_2F_2 (difluoromethane) with a process pressure of 50 mTorr. Source power input is about

1 1650 watts, apportioned as 1400 watts to the outer antenna and 250 watts to the inner
2 antenna. Bias power is about 800 watts. According to the IPS system manufacturer, the high
3 volume of Ar is required, or at least desirable, to maintain a plasma state within the etch
4 chamber.

5 The IPS system employs the adjustable, dual-antenna inductive source and bias
6 power control to adjust etch results. All high density oxide etch tools such as the IPS system
7 can deposit from about 2,000 to about 4,000 angstroms per minute of fluorocarbon polymers
8 on the semiconductive substrate under conditions if the bias power is set to zero. In other
9 words, any surface that is not powered is exposed to a flux of pre-polymer material that will
10 deposit on the surface unless conditions are altered to prevent its deposition.

11 Capacitative coupling is often a source of difficulty during etching. The common
12 assignee of the present invention has filed several patent applications including U.S.
13 application serial Nos. 09/021,155, entitled "Method of Modifying an RF Circuit of a Plasma
14 Chamber to Increase Chamber Life and Process Capabilities"; and 09/031,400, entitled
15 "Apparatus for Improved Low Pressure Inductively Coupled High Density Plasma Reactor";
16 and 09/020,696, entitled "Method and Apparatus for Controlling Electrostatic Coupling to
17 Plasmas", regarding the control of this capacitative coupling. Disclosures of the
18 aforementioned three patent applications are incorporated herein by specific reference.

19 Some of the high density oxide etch tools have virtually no capacitative coupling
20 between the source coil and the plasma. For example, the IPS system, as identified
21 hereinabove has virtually no such coupling. The conducting silicon roof on the IPS system
22 acts as an electrostatic shield which eliminates electrostatic coupling between the source coil
23 and the plasma. Thus, roof temperature may be used to control the amount of deposition that
24 occurs on the roof of the IPS system. Additionally, the IPS system uses a reactive surface
25 to line the chamber walls or parts of the walls. The IPS system uses silicon which it heats

1 to temperatures that are too high to permit deposition but that are sufficiently high to
2 scavenge free fluorine from the etch plasma.

3 It would be advantageous to develop a process for use with the IPS system or an
4 equivalent system that would be simple and easy to control and optimize while still meeting
5 manufacturing specifications for the high-aspect ratio contacts and other apertures, such as
6 lines or trenches which may be formed in a substrate. Such a process would be expected to
7 yield similar results in any inductively-coupled plasma etcher which employs silicon surfaces
8 at elevated temperatures within the etch chamber.

9 It would also be advantageous to develop a process for use with the IPS system
10 which would be versatile enough to allow different etch types to be conducted on the same
11 semiconductive substrate without requiring a transfer of the semiconductive substrate from
12 one etch tool to another due to disparate temperature differences between the two etch types.

13 Such gas etchant mixtures and methods of use are disclosed and claimed herein.

SUMMARY OF THE INVENTION

The present invention relates to a process for anisotropically etching through silicon dioxide and stopping on an underlying layer. The present invention provides a process that is suitable for use in a high density etch tool, such as the Applied Materials IPS Centura® system, for etching silicon dioxide by employing an inventive gas mixture and delivering the gas mixture at a low flow rate and at relatively low process temperatures. Under these conditions, the low temperatures used in the inventive method allow the use of an etch gas mixture that etches the silicon dioxide dielectric layer substantially anisotropically and which stops etching on an underlying layer that is compositionally dissimilar to the silicon dioxide dielectric layer. The underlying layer can be composed of a nitride compound such as a refractory metal nitride or silicon nitride, or it may be a silicon dioxide underlying layer with different doping from the silicon dioxide dielectric layer. Alternatively, the underlying layer may be a silicon material such as a monocrystalline silicon substrate or it may be polysilicon.

The inventive process employs a mixture of two preferred etchant gases: a hydrofluorocarbon and a selectivity compound consisting of carbon and fluorine, wherein the latter is a selectivity enhancing gas that is preferably one of CF_4 , C_2F_6 , C_4F_8 , C_5F_6 , C_5F_8 , and combinations of these. The etch gas flow rates are extremely low. The etch gas flow rates are on the order of about 30 to about 50 sccm of hydrofluorocarbon, preferably CHF_3 . The selectivity enhancing gas flow rate is from about zero to about 25 sccm the selectivity compound, preferably CF_4 .

Etch selectivity fluorocarbon gases, intended herein to mean CF_4 , C_2F_6 , C_4F_8 , C_5F_6 , C_5F_8 , and the like and combinations of these, have been used in previous applications as etch gases, but not as a selectivity enhancing etch gas for nitride or silicon compounds while etching oxides on semiconductive substrates. During development of the present invention, it was discovered that under the operating conditions set forth herein, increased etch selectivity fluorocarbon etch gas in addition to the hydrofluorocarbon etch gas such as CHF_3

1 etch gas, caused an increased etch selectivity for a nitride compound, or a silicon dioxide
2 underlying layer doped differently from the silicon dioxide dielectric layer.

3 The present invention is also useful for processing different types of etches such as
4 a mask-aligned contact etch at an etch chamber roof surface temperature in a range below
5 about 200°C and a self-aligned contact etch in the same etch chamber in the same
6 temperature range. Thereby, etching may be carried out within the same etch chamber where
7 previously self-aligned contact etching needed to be carried out in a high temperature etched
8 chamber, or the high-aspect ratio mask-aligned contact etch chamber could be used but a
9 significant amount of time was needed to allow the etch chamber to cool.

10 These and other features of the present invention will become more fully apparent
11 from the following description and appended claims, or may be learned by the practice of the
12 invention as set forth hereinafter.

BRIEF DESCRIPTION OF THE DRAWINGS

In order that the manner in which the above-recited and other advantages and objects of the invention are obtained, a more particular description of the invention briefly described above will be rendered by reference to specific embodiments thereof which are illustrated in the appended drawings. Understanding that these drawings depict only typical embodiments of the invention and are not therefore to be considered to be limiting of its scope, the invention will be described and explained with additional specificity and detail through the use of the accompanying drawings in which:

Figure 1 is a cross-sectional and wiring schematic of the Applied Materials, Incorporated Dielectric Etch IPS Centura® system, suitable for use with the process of the present invention and together therewith comprising an embodiment of an inventive etch system:

Figure 2A is an elevational cross-section view of a semiconductive substrate that has been patterned with a mask in preparation for a self-aligned contact etch;

Figure 2B is an elevational cross-section view of the semiconductive substrate depicted in Figure 2A, taken along the line B-B;

Figure 3 is an elevational cross-section view of the semiconductive substrate seen in Figure 2A under etch conditions disclosed herein without the presence of CF_4 ;

Figure 4 is an elevational cross-section view of the semiconductive substrate seen in Figure 2A under etch conditions containing about a 10% gas presence of CF_4 ;

Figure 5 is an elevational cross-section view of the semiconductive substrate depicted in Figure 2A under etch conditions containing about a 25% gas presence of CF_4 ; and

Figure 6 is an elevational cross section view of a semiconductive substrate with a high-aspect ratio contact formed therein.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention employs two etchant gases: a hydrofluorocarbon etch gas and an etch selectivity fluorocarbon gas. The gas flow rates are extremely low, on the order of from about 30 to about 50 sccm (standard cubic centimeters per minute) for the hydrofluorocarbon gas and from about zero to about 25 sccm for the etch selectivity fluorocarbon gases. The hydrofluorocarbon etch gas may include CHF_3 , CH_2F_2 , CH_3F , C_2HF_5 and the like, and combinations of these. The etch selectivity fluorocarbon gases may include CF_4 or quantities of the higher carbon fluorocarbons such as C_2F_6 , C_4F_8 , C_5F_6 , C_5F_8 , and the like and combinations of these. The etch selectivity fluorocarbon gases provide enhanced selectivity under the inventive process conditions instead of their usual behavior as selectivity reducers.

Under relatively low pressure processes in the range from about 10 to about 40 mTorr, the above-mentioned flow rates are preferred. For higher pressure processes in the range of from about 40 to about 100 mTorr, higher proportional flow rates may be used. For example, CHF_3 and CF_4 flows may be in the range from about 60 to about 100 sccm.

The inventive etch method is carried out in dielectric materials, by way of example in the form of boron phosphorus silicate glass (BPSG) and other doped and undoped dielectric films used in semiconductive microelectronic device fabrication. Such doped and undoped dielectric films may include SiO_2 , tetraethyl orthosilicate (TEOS), and phosphorous silicate glass (PSG).

A variant of the inventive process employs only a hydrofluorocarbon such as CHF₃ during the initial portion of the etch process and adds an etch selectivity fluorocarbon gas in the final portion of the etch process to increase the etch selectivity to the underlying layer such as a silicon nitride layer (Si₃N₄ and the like) or other compositionally dissimilar dielectric layers, such as a silicon dioxide underlying layer with different doping from the silicon dioxide dielectric layer.

1 Another variant of the inventive process employs the injection of a
2 hydrofluorocarbon gas such as CHF₃ during the etch process and pulses an etch selectivity
3 hydrofluorocarbon gas such as CF₄ over a concentration range and for a pulse time period
4 to improve the etch selectivity to the underlying layer.

5 Reference will now be made to the figures wherein like structures will be provided
6 with like reference designations. It is to be understood that the drawings are diagrammatic
7 and schematic representations of some embodiments of the present invention and are not
8 limiting of the present invention nor are they necessarily drawn to scale.

9 The system chamber, referring to Figure 1, is defined and controlled at roof 14 over
10 semiconductive substrate end ring 18 surrounding semiconductive substrate 100. Roof 14
11 also has sidewalls as depicted and is held to a roof surface temperature within a range from
12 about 100° C to about 190° C, more preferably from about 100° C to less than about 150°C,
13 and most preferably from about 100° C to less than about 140° C. Ring 18 is held within a
14 range from about 180° C to about 300°C, preferably from about 190°C to about 250°C, and
15 most preferably about 200° C. A preferred temperature comprises the lowest at which the
16 IPS system is operable under continuous semiconductive substrate processing conditions.
17 Further, a roof temperature below about 140° C is the preferred temperature which may be
18 employed with the inventive gas mixture to conduct the selective etch process of the
19 invention without experiencing over-etching of the silicon nitride or silicon structures which
20 are present in a microelectronic device beneath a compositionally different bulk dielectric.
21 A roof temperature of about 200°C is also acceptable.

22 The temperature of semiconductive substrate support 16 is contained in a range from
23 between about -20° to about +80° C and most preferably about +40° C. The pressure of etch
24 chamber 12 is maintained at greater than about 1mTorr, more preferably greater than about
25 15 mTorr, and most preferably greater than about 20 mTorr.

1 Source power to etch chamber 12 is preferably maintained between about 750 and
2 about 1250 Watts, at a ratio of about four to one between outer antenna 32 and inner antenna
3 30, and most preferably about 1000 Watts with about 875 Watts to outer antenna 32 and
4 about 125 watts to inner antenna 30. Bias power at semiconductive substrate support 16 is
5 preferably maintained at about 400 to about 800 Watts, preferably from about 500 to about
6 700 Watts, and most preferably about 600 Watts.

7 The process parameters disclosed herein have been used to produce high-aspect ratio
8 CD features. The CD features were defined through BPSG using an I-line photoresist as well
9 as deep ultraviolet (DUV) photoresist. Specifically, the CD features formed using I-line
10 photoresist were in a range from about 0.2 microns to about 0.6 microns, and from about
11 0.2 microns to about 0.4 microns. For a DUV photoresist, the CD features formed greater
12 than or equal to about 0.1 microns to about 0.5 microns, from about 0.2 microns to about 0.4
13 microns, and about 0.3 microns. A suitable example of an I-line resist is the Sumitomo PFI-
14 66A7 resist, offered by Sumitomo of Osaka, Japan while a suitable DUV resist is the TOK-
15 TOUR-P024 resist, offered of TOK of Sagami, Japan.

16 **Two-Stage Gas Etching**

17 A first embodiment of the present invention includes providing a semiconductive
18 substrate 100 in an etch tool such as the Applied Material IPS system. Referring to Figure
19 2A, etching is carried out by patterning a mask 40 upon a bulk dielectric 42 that is disposed
20 upon an etch stop layer 44. Etch stop layer 44 may cover structures such as a gate stack 46.
21 Gate stack 46 is disposed upon a gate oxide layer 48 that is ultimately disposed upon a
22 semiconductive material 50.

23 Dielectric 42 is composed of silicon dioxide (SiO_2) which can be described as being
24 either undoped or doped glass. In the semiconductor industry, the term oxide is generally
25 used instead of glass. Generally, an undoped oxide is either a field oxide or gate oxide which
26 is usually grown in a furnace. Doped oxides include BPSG, PSG, etc. which are generally

1 formed on silicon semiconductive substrate 100 with a dopant gas(es) during a deposition
2 process. Dielectric 42 is deposited onto adjacent, spaced apart gate stacks 46 as well as other
3 surfaces on semiconductive substrate 100. Gate stacks 46 include spacers 44 and are
4 fabricated by a spacer etch process from an etch stop layer composed of silicon nitride or a
5 silicon oxide material that is compositionally different from dielectric 42.

6 Mask 40 comprises a photoresist layer having an opening 56 for forming a
7 predetermined pattern. Typically, this is accomplished using a semiconductor photomask and
8 known conventional etch mask patterning techniques.

9 Figure 2B is an elevational cross-section view of semiconductive substrate 100
10 depicted in Figure 2A, taken along the section line B-B to depict a perpendicular view
11 thereof. The etch is also useful for stopping on structures such as a shallow trench isolation
12 60 as depicted in Figure 2B. An etch profile 62 is contemplated with the present invention
13 that may cause a slight taper shape as the contact is formed beginning at opening 56.
14 Additionally, the etch will stop at and/or pass beyond spacers 44, depicted in Figure 2B as
15 a phantom line as spacers 44 are not intersected by section line B-B.

16 The gas plasma etch technique employed herein typically has an etching area in a
17 plasma and is generated under vacuum within the confines of an RF discharge unit. The
18 preferred plasma etch technique employed herein may include the use of Electron Cyclotron
19 Resonance (ECR), reactive ion etch (RIE), magnetically enhanced reactive ion etch
20 (MERIE), Plasma etching (PE) reactive ion, point plasma etching, magnetically confined
21 helicon and helical resonator, PE, or magnetron PE. In plasma dry etchers, typically the upper
22 electrode is powered while the lower electrode is grounded. In RIE etching, the lower
23 electrode is powered while the upper electrode is grounded. In triode dry etchers, the upper
24 and lower electrodes can be powered as well as the sidewall. In MERIE etching, magnets are
25 used to increase the ion density of the plasma. In ECR etching, the plasma is generated

1 upstream from the main reaction chamber. This produces a low ion energy to reduce damage
2 to the semiconductive substrate.

3 A semiconductor device is located in a desired etcher within an etching area and is
4 etched with a fluorinated chemical etchant system to form a predetermined pattern therein.
5 The fluorinated chemical etchant system may comprise a chemical etchant composition of
6 the type described above such as CHF₃, CF₄, Ar, and optionally a CH₂F₂ additive material.
7 The fluorinated chemical etchant system is substantially in a gas phase during the etching of
8 the multilayer structure.

9 Referring again to Figure 2A, the exposed dielectric layer 42, composed of SiO₂, is
10 etched anisotropically at a relatively high etch rate down to spacers 44, composed of Si₃N₄
11 or a differently doped SiO₂ compared to dielectric layer 42, and serving as an etch stop layer.
12 Portions of dielectric layer 42 are selectively removed by chemically enhanced ionic
13 bombardment. Some areas of semiconductive substrate 100 continue to have the SiO₂ of
14 dielectric layer 42 available to be etched while other areas of semiconductive substrate 100
15 are not etched in that the etch has already exposed spacer 44 where the etching process
16 effectively stops because of polymer formation on the surface of spacer 44. In this way, the
17 etching process can provide for the formation of the upright sidewalls in etched layers which
18 are substantially conformal to the remaining surface while providing etch selectively to the
19 etch stop layer.

20 When RF energy is applied to the chamber, at least the upper electrode, the gas fed
21 into the chamber via the gas distribution plate is converted to plasma. The plasma contains
22 reactive chemical species which will etch selected unmasked portions of the semiconductive
23 substrate electrostatically clamped to the lower electrode. A throttle valve located between
24 the plasma etching chamber regulates the pressure of the chamber to processing values,
25 generally in the range of 10-350 mTorr.

1 IPS System 10 is governed by a programmable computer that is programmed to
2 prompt the machine to evacuate and vent the load locks, transfer semiconductive substrates
3 to and from the cassettes, elevator, and etch chamber, control the delivery of process gas, RF
4 power, and magnetic field to the plasma etching chamber, and maintain the temperature of
5 the semiconductive substrate in the plasma etching chamber, all at appropriate times and in
6 appropriate sequence.

7 Given the foregoing environment, a multilayer structure, such as a semiconductor
8 substrate, is located within the plasma etching chamber and is etched with a fluorinated
9 chemical etchant system to form a predetermined pattern therein.

10 In the case of the chemical etchant composition including CHF₃, CF₄ and Ar, the
11 exposed SiO₂ layer may be selectively etched at a relatively high etch rate and high
12 selectivity down to the Si₃N₄ etch stop layer by removing predetermined portions of the SiO₂
13 layer using chemically enhanced ionic bombardment of the gas phase etchant material.

14 Etching is carried out by the formation of a self-aligned contact hole through mask
15 40 and dielectric 42 that uses a first etch gas, namely the hydrofluorocarbon gas CHF₃ in a
16 first etch gas recipe to a first etch depth. The CHF₃ has a first nitride etch selectivity.
17 Etching continues with an etch selectivity fluorocarbon gas that is blended with the CHF₃ to
18 form a second etch gas recipe. The etch selectivity fluorocarbon gas may include any or all
19 of CF₄, C₂F₆, C₄F₈, C₅F₆, C₅F₈, and the like. The etch selectivity fluorocarbon gas is used in
20 etching the oxide layer as a continuation of the CHF₃ first etch gas. The etch selectivity
21 fluorocarbon gas when blended with the CHF₃ first etch gas has a second nitride selectivity
22 that is greater than the first nitride etch selectivity. Under the inventive conditions, the
23 method of etching the semiconductive substrate stops the self-aligned contact hole upon a
24 nitride layer or upon semiconductive material 50.

1 As one alternative of this embodiment, the hydrofluorocarbon gas CHF_3 as the first
2 etch gas may be used in connection with CH_2F_2 gas. The ratio of CHF_3 to CH_2F_2 may be
3 from about 10:1 to about 1:10, preferably about 1:1, and most preferably about 5:1.

4 In another alternative of this embodiment, the hydrofluorocarbon gas CHF_3 is used
5 with the fluorocarbon gas C_2F_6 and may be provided in ratios from about 10:1 to about 5:1,
6 preferably about 10:1.

7 Preferably for this embodiment, the nitride etch selectivity enhancing gas is the etch
8 selectivity fluorocarbon gas. In a preferred embodiment, the etch selectivity fluorocarbon
9 gas is CF_4 . In another embodiment the etch selectivity fluorocarbon gas is provided with CF_4
10 and C_4F_8 . The ratio of CF_4 to C_4F_8 may be in a range from about 10:1 to about 1:10,
11 preferably about 1:1 and most preferably about 5:1. The etch selectivity fluorocarbon gas
12 may also be a combination of CF_4 and C_5F_8 . Additionally, it may be the combination of CF_4
13 and C_5F_6 . The relative proportions of CF_4 to its other etch selectivity fluorocarbon gas for the
14 above two examples are in a range from about 10:1 to about 1:10, preferably about 1:1 and
15 most preferably about 5:1.

16 The relative proportions of the hydrofluorocarbon etch gas to the etch selectivity
17 fluorocarbon gas include the etch gas, particularly CHF_3 in a range from about 30 to about
18 50 parts in comparison with the etch selectivity fluorocarbon gas in a range from about less
19 than one part to about 25 parts. Preferably, the etch selectivity fluorocarbon gas is supplied
20 in about 15 parts and the first etch gas, particularly CHF_3 is applied in about 44 to about 45
21 parts.

22 Where the etch selectivity fluorocarbon gas includes higher carbon number gases
23 including at least one of C_2F_6 , C_4F_8 , C_5F_6 , and C_5F_8 , the preferred proportion of the etch
24 selectivity fluorocarbon gas is in a range from about 0.5 to about 4 parts, most preferably
25 from about one part to about 2 parts, in comparison with the first etch gas, particularly CHF_3
26 which will be in a range from about 30 to about 50 parts, and preferably about 44 to 45 parts.

Pulsed Fluorocarbon Gas Etching

Another embodiment of the present invention includes providing semiconductive substrate 100 in an etch tool such as the Applied Materials IPS system. Referring again to Figure 2A, etching is carried out by patterning mask 40 upon bulk dielectric layer 42 that is disposed upon etch stop layer 44. Etch stop layer 44 may cover other structures such as gate stack 46. Gate stack 46 is disposed upon gate oxide layer 48 that is ultimately disposed upon semiconductive material 50.

The pulsed fluorocarbon gas etch technique of this embodiment is carried out under conditions similar to the 2-stage gas etching set forth above. A semiconductor device is located in a desired etcher with an etching area and is etched with the inventive fluorinated chemical etchant system to form a predetermined pattern therein. The fluorinated chemical etchant system may comprise a chemical etchant composition of the type described above such as CHF_3 , CF_3 , Ar , and optionally a CH_2F_2 additive material. The fluorinated chemical etch system is substantially in a gas phase during the etching of the multi-layer structure.

Exposed dielectric layer 42, composed of SiO_2 , is selectively and anisotropically etched at a relatively high etch rate, and the etch rate is moderated by the pulsing of fluorocarbon gas into the etch recipe.

Etching is carried out by formation a self-aligned contact hole through mask 40 and dielectric 42 that uses a first etch gas, namely the hydrofluorocarbon gas CHF_3 or the like as a constant etch gas source. Etching is carried out further with the pulsing of an etch selectivity fluorocarbon gas that is intermittently blended with the hydrofluorocarbon gas during the etch process. Pulsing of the fluorocarbon gas is carried out in a range from about 0 sccm to about 25 sccm, preferably from about 15 to about 23 sccm, and most preferably from about 18 to about 22 sccm.

The time period of an overall gas pulsing cycle is in a range from about 10 to about 60 seconds, preferably from about 15 to about 30 seconds. The cycle of the fluorocarbon gas

1 pulse has a period in a range from about 1 second to about 30 seconds, preferably from about
2 10 seconds to about 20 seconds, and most preferably about 15 seconds.

3 **Determination of a Specific Etch Recipe**

4 In another embodiment of the present invention, a method is provided of etching an
5 oxide disposed upon a nitride with etch selectivity to the nitride layer. This inventive method
6 uses the discovery that a fluorocarbon gas is an etch selectivity enhancer under the inventive
7 conditions, and illustrates a method of finding a preferred etchant gas recipe based upon the
8 inventive discovery.

9 The method of the second embodiment includes providing an oxide disposed upon
10 a nitride layer that is exposed to a first etching process using CHF₃ with an etch selectivity
11 fluorocarbon gas under the inventive conditions in which the etch selectivity fluorocarbon
12 gas makes the first etching process selective to the nitride layer as set forth above. The
13 inventive method continues by incrementally increasing the etch selectivity fluorocarbon gas
14 and initiating a second etching process for the oxide using the CHF₃ and the increased etch
15 selectivity fluorocarbon gas under conditions which the increased etch selectivity
16 fluorocarbon gas makes the second etching process more selective to the nitride layer than
17 the first etching process. The inventive method may optionally continue by repeating
18 incrementally increasing the etch selectivity fluorocarbon gas and etching the oxide with the
19 CHF₃ and the incrementally increased amount of etch selectivity fluorocarbon gas under the
20 inventive conditions. Accordingly, an increased amount of etch selectivity fluorocarbon gas
21 makes the etch more selective to the nitride layer than the second etching process.

22 As the degree of etch selectivity is noted in this inventive method, one can then
23 choose a preferred amount of etch selectivity fluorocarbon gas in relation to the CHF₃ to
24 achieve a chosen etch selectivity-to-nitride based upon the first etching process, the second
25 etching process, and the optional etching(s) thereafter. Accordingly, etching may then be
26 carried out on a single semiconductive substrate or upon a batch of semiconductive substrates

1 by etching the oxide to stop on the nitride layer under the chosen etch selectivity-to-nitride
2 conditions.

3 The etch selectivity fluorocarbon gas may include those gases set forth above and
4 in the ratios among themselves and the proportions to the CHF₃ as set forth above.
5 Preferably, the present invention will be carried out under etching conditions where the roof
6 surface temperature is below about 200°C, preferably below about 160°C, more preferably
7 below about 150°C and most preferably about 140°C.

8 In a series of tests, a method was provided for etching a dielectric as depicted in
9 Figure 2A in order to determine a preferred mixture for a preferred etch recipe that is
10 selective to a nitride etch stop layer. The dielectric layer 42 is patterned with a mask 40.
11 Dielectric 42 is disposed upon semiconductive layer 50 which may be protected by gate
12 oxide 48. Upon gate oxide 48 gate stacks 46 are disposed, each having spacers 44 made of
13 a material preferably different in composition from dielectric 42. Besides spacer 44 being
14 a silicon nitride, it may also be made from refractory metal nitrides such as cobalt nitride,
15 titanium nitride, tungsten nitride, hafnium nitride, and the like.

16 In the first test, a self-aligned contact anisotropic etch is carried out as depicted in
17 Figure 3. In this example, spacer 44 is a nitride layer or a silicon dioxide layer that is doped
18 differently from dielectric layer 42 and etching is carried out with CHF₃ under the inventive
19 conditions. A contact 52 is formed in dielectric 42 and the first etching process using CHF₃
20 cuts into gate stack 46 by not being significantly selective to spacer 44 as it is exposed during
21 the formation of contact 52. Figure 3 illustrates damage to gate stack 46 due to the lack of
22 selectivity to spacer 44 over dielectric 42 which is an oxide such as SiO₂, BPSG, TEOS, and
23 PSG. Additionally, spacer 44 may be undoped oxide such as TEOS, or it may be an oxide
24 with different doping from dielectric 42 including where dielectric 42 is undoped oxide.

25 In the test, semiconductive substrate 100 is etched using CHF₃ and CF₄ in a ratio of
26 about 45 parts CHF₃ and 5 parts CF₄. Under equivalent etch conditions as those depicted in

1 Figure 3, Figure 4 illustrates the formation of contact 52 down to the level of semiconductive
2 layer 50 where spacer 44 within contact 52 has been etched to a degree that is less than that
3 depicted in Figure 3, to form an eroded spacer 54. Where the etch conditions were similar
4 to the first test, it is concluded that the presence of CF_4 has made the etch recipe more
5 selective to the nitride of spacer 44 in order to form contact 52 and eroded spacer 54 to the
6 degree where eroded spacer 54 may or may not be entirely laterally breached to expose
7 electrically conductive elements such as polysilicon lines 58 within gate stack 46. Where it
8 is preferable not to form eroded spacer 54, even where eroded spacer 54 is not entirely
9 breached, it is instructive to conduct another example by increasing the amount of CF_4 gas
10 in the etch recipe.

11 Figure 5 illustrates a third test under the inventive conditions in which CF_4 has been
12 increased to 15 parts in order to significantly increase selectivity to nitride. In other words,
13 selectivity to spacer 44 during the formation of contact 52 has been enhanced to the point that
14 spacer 44 disposed within contact 52 is substantially intact after the self-aligned anisotropic
15 contact etch. Operating conditions for this example include CHF_3 in about 44 parts and CF_4
16 in about 13 to about 17 parts.

17 Figures 3-5 illustrate the enhanced selectivity to nitride of spacer 44 as a function
18 of incrementally increasing the CF_4 gas. As thus illustrated in Figures 3-5, the degree of etch
19 selectivity to spacer 44 is noted and the etch recipe may be adjusted until a preferred
20 selectivity to spacer 44 has been determined.

21 Preferred processing conditions for the formation of contact 52 depicted in Figures
22 3-5, include power at outer antenna 32 in a range from about 700 watts to about 1,050 watts,
23 preferably from about 775 watts to about 975 watts, and most preferably about 875 watts.
24 Inner antenna 30 is operated under conditions in a range from about 100 watts to about 150
25 watts, preferably from about 115 watts to about 135 watts. Most preferably, when outer
26 antenna 32 is operated at 875 watts, inner antenna 30 is operated at 125 watts. Bottom power

1 applied to semiconductive substrate support 16 is operated in a range from about 500 watts
2 to about 700 watts, preferably from about 550 watts to about 650 watts, and most preferably
3 about 600 watts.

4 The temperature of semiconductive substrate support 16 is operated in a range from
5 about -30°C to about +80°C, preferably from about -20°C to about +70°C, and most
6 preferably about +40°C.

7 **Performing Two Etches Within a Low Temperature Range**

8 In another embodiment of the present invention, a combination of a mask-aligned,
9 high-aspect ratio contact anisotropic etch and a self-aligned contact etch is carried out by
10 using the inventive etch recipe and conditions. The inventive method proceeds by etching
11 a contact under mask-aligned contact etch conditions that include a roof surface temperature
12 in the etch chamber at or below about 200°C. Without changing the etch temperature range
13 of the etch chamber, a second, high-aspect ratio etching of a self-aligned contact is carried
14 out with CHF₃ and an etch selectivity fluorocarbon gas. The self-aligned contact etch is
15 carried out at a roof surface temperature at or below about 190°C in any of the above-
16 mentioned preferred temperature ranges. This method of etching mask-aligned contacts and
17 self-aligned contacts allows for the etch selectivity fluorocarbon gas to make the etch recipe
18 more selective to the nitride layer. The above-mentioned ratios of etch selectivity
19 fluorocarbon gases and proportions to the CHF₃ gases are also preferable for this
20 embodiment. In particular, the etch selectivity fluorocarbon gas is preferably CF₄ and is
21 supplied in a range from about 1 to about 15 parts and a hydrofluorocarbon gas, preferably
22 CHF₃ is supplied in about 44 to 45 parts.

23 In the present embodiment, the etch selectivity fluorocarbon gas preferably includes
24 CF₄ as the only component, or as a major component in a range from about 1/4 to about 9/10
25 of the etch selectivity fluorocarbon gas.

High-Aspect-Ratio Etching

In another embodiment of the present invention, an etching method is provided for forming a high aspect ratio contact in a semiconductive substrate. The method includes providing an etcher 10 such as the Applied Materials IPS etch chamber. Etcher 10 has grounded silicon roof 14, semiconductive substrate supports 16, silicon ring 18, and other equipment as depicted in Figure 1. Silicon roof 14 is operated at a roof surface temperature range from about 135°C to about 190°C. Semiconductive substrate support 16 has a temperature range from about -30°C to about +80°C, preferably from about -20°C to about +70°C, and most preferably about +40°C. Silicon ring 18 is operated in a temperature range from about 180°C to about 300°C, preferably from about 190°C to about 250°C, and most preferably about 200°C.

The inventive method continues as illustrated in Figure 6 by providing semiconductive substrate 200, having bulk dielectric 242 disposed upon an optional etch stop layer 248. Additionally, an etch stop layer may include semiconductive material 250, or any material that is compositionally different from bulk dielectric 242. Preferably bulk dielectric 242 is BPSG and etch stop layer 248 is a gate oxide, or generally silicon nitride, or Si_3N_4 , or monocrystalline silicon with layer 248 optionally absent. The inventive method continues by anisotropically etching contact 252 as depicted in Figure 6 with a hydrofluorocarbon such as CHF_3 etch gas and an etch selectivity fluorocarbon gas etch recipe, wherein the CHF_3 is flowed in a range from about 30 to about 50 sccm and the etch selectivity fluorocarbon gas is flowed in a range from about 1 to about 15 sccm.

Under the foregoing conditions, selectivity to etch stop layer 242 is increased as the proportion of fluorocarbon gas increases. Bulk dielectric 242 can be composed of BPSG, TEOS, and the like, and can also be a thermal silicon dioxide formed from either monocrystalline silicon or polycrystalline silicon. Etch stop layer 248 can be silicon nitride

1 and may also be a thermally converted refractory metal nitride such as cobalt nitride, titanium
2 nitride, tungsten nitride, hafnium nitride, and the like.

3 **Etching with an Etch Selectivity Fluorocarbon Gas in an Etch System**

4 In another embodiment in the present invention, a system of etching a
5 semiconductive substrate is provided. The system includes an etcher such as an Applied
6 Materials IPS chamber. Etcher 10 is operated under the temperature control conditions set
7 forth herein for roof and wall 14, semiconductive substrate support 16, and silicon ring 18.
8 Other conditions include the above-mentioned flow rates, and pressures. The inventive
9 system includes anisotropically etching the material of dielectric 42 in semiconductive
10 substrate with a first etch recipe comprising CHF₃ and CF₄ in a first CF₄ proportion. Etching
11 continues by etching the material of bulk dielectric layer 42 with a second etch recipe
12 comprising CHF₃ in the same relative amount and CF₄ in a second, increased or decreased
13 proportion, wherein etch selectivity is directly proportional to its increased amount or
14 decreased amount of CF₄.

15 The present invention may be embodied in other specific forms without departing
16 from its spirit or essential characteristics. The described embodiments are to be considered
17 in all respects only as illustrated and not restrictive. The scope of the invention is, therefore,
18 indicated by the appended claims rather than by the foregoing description. All changes
19 which come within the meaning and range of equivalency of the claims are to be embraced
20 within their scope.

21 What is claimed and desired to be secured by United States Letters Patent is:

1 1. A method of removing silicon dioxide upon an etch stop layer, the method
2 comprising:

3 providing a silicon dioxide dielectric layer upon an etch stop layer;
4 providing a gaseous etchant including a hydrofluorocarbon etch gas and
5 including a fluorocarbon selectivity compound;
6 exposing the silicon dioxide dielectric layer to the gaseous etchant.

7
8 2. A method as defined in claim 1, wherein the selectivity compound is selected
9 from the group consisting of CF_4 , C_2F_6 , C_4F_8 , C_5F_6 , C_5F_8 , and combinations thereof.

10
11 3. A method as defined in claim 1, wherein the etch stop layer is refractory metal
12 nitride.

13
14 4. A method as defined in claim 1, wherein the hydrofluorocarbon is provided
15 in a first quantity, the fluorocarbon is provided in a second quantity, and the first quantity is
16 at least twice the second quantity.

17
18 5. A method as defined in claim 4, wherein the refractory metal nitride is
19 selected from the group consisting of cobalt nitride, titanium nitride, tungsten nitride, and
20 hafnium nitride.

21
22 6. A method as defined in claim 1, wherein the etch stop layer is silicon nitride.

23
24 7. A method as defined in claim 1, wherein the etch stop layer is silicon dioxide
25 that is doped differently from the silicon dioxide dielectric layer.

1 8. A method according to claim 1, wherein exposing the silicon dioxide
2 dielectric layer is performed in an etch chamber having a roof composed of silicon and
3 having a temperature in a range from about 100° C to about 200° C.

4
5 9. A method according to claim 1, wherein etching the silicon dioxide dielectric
6 layer in the gaseous etchant is carried out until the etch stop layer is exposed.

7
8 10. A method according to claim 1, wherein the selectivity compound is supplied
9 in a range from about less than one part to about 15 parts, and the hydrofluorocarbon is CHF₃
10 supplied in a range from about 30 parts to about 50 parts.

11
12 11. A method according to claim 1, wherein the selectivity compound is supplied
13 in about 15 parts and the hydrofluorocarbon is CHF₃ supplied in about 44 parts to about 45
14 parts.

15
16 12. A method according to claim 1, wherein the selectivity compound is supplied
17 in a range from about 0.5 parts to about 4 parts and the hydrofluorocarbon is CHF₃ supplied
18 in about 44 parts to about 45 parts.

1 13. A method of etching a self-aligned contact comprising:

2 providing a semiconductive substrate having a silicon nitride layer thereon

3 and a silicon dioxide dielectric layer on the silicon nitride layer;

4 placing the semiconductive substrate in an etch chamber;

5 etching into the silicon dioxide dielectric layer to form a depression, using

6 gaseous CHF₃ and a selectivity compound selected from the group consisting of

7 CF₄, C₂F₆, C₄F₈, C₅F₆, C₅F₈, and combinations thereof;

8 etching the depression to the semiconductive substrate; and

9 stopping said etching after the etch exposes the silicon nitride layer.

1 14. A method of removing silicon dioxide dielectric upon an etch stop layer that
2 is situated upon a semiconductive substrate positioned within an etch chamber, the method
3 comprising:

4 etching the silicon dioxide dielectric to a first depth with a first etch recipe
5 including a hydrofluorocarbon, the first etch recipe having a first selectivity to the
6 etch stop layer;

7 etching the silicon dioxide dielectric to a second depth with a second etch
8 recipe including the hydrofluorocarbon and a selectivity compound consisting of a
9 fluorocarbon, the second etch recipe having a second selectivity to the etch stop
10 layer, wherein the first selectivity is greater than the second selectivity; and
11 stopping the second etching upon the etch stop layer.

12
13 15. A method as defined in claim 14, wherein the selectivity compound is selected
14 from the group consisting of CF_4 , C_2F_6 , C_4F_8 , C_5F_6 , C_5F_8 , and combinations thereof.

15
16 16. A method as defined in claim 14, wherein the etch stop layer is a nitride
17 compound.

18
19 17. A method as defined in claim 14, wherein the etch stop layer is refractory
20 metal nitride.

21
22 18. A method as defined in claim 17, wherein the refractory metal nitride is
23 selected from the group consisting of cobalt nitride, titanium nitride, tungsten nitride, and
24 hafnium nitride.

1 19. A method as defined in claim 16, wherein the nitride compound is silicon
2 nitride.

3
4 20. A method as defined in claim 14, wherein the etch stop layer is silicon dioxide
5 that is doped differently from the silicon dioxide dielectric.

6
7 21. A method as defined in claim 14, wherein the etch chamber has a roof
8 composed of silicon roof that is at temperature in a range from about 100° C to about 200°
9 C. while etching the silicon dioxide to the first and second depths.

10
11 22. A method as defined in claim 14, wherein the first etch recipe includes CH_2F_2 ,
12 CH_3F , or mixtures thereof.

13
14 23. A method as defined in claim 14, wherein the selectivity compound is
15 supplied in a range from about less than one part to about 15 parts, and the
16 hydrofluorocarbon is supplied in a range from about 30 parts to about 50 parts.

17
18 24. A method as defined in claim 14, wherein the selectivity compound is
19 supplied in about 15 parts and the hydrofluorocarbon is supplied in about 44 parts to about
20 45 parts.

21
22 25. A method as defined in claim 14, wherein the selectivity compound is
23 supplied in a range from about 0.5 to about 4 parts and the hydrofluorocarbon is supplied in
24 about 44 parts to about 45 parts.

1 26. A method as defined in claim 14, wherein:

2 the etch stop layer is a spacer on each gate stack in a pair of adjacent, spaced
3 apart gate stacks situated over the semiconductive substrate;

4 the silicon dioxide dielectric is formed over and between the gate stacks;

5 etching the silicon dioxide dielectric to the first and second depths forms a
6 contact hole between the pair gate stacks without etching the spacer.

7

8 27. A method as defined in claim 26, wherein the contact hole is self-aligned
9 contact hole with respect to the pair of gate stacks.

10

11 28. A method as defined in claim 14, wherein the contact hole has an aspect ratio
12 of at least 5:1.

1 29. An etching method comprising:
2 providing an etch chamber and a semiconductive substrate having thereon a
3 bulk dielectric upon an underlying layer that is a compositionally dissimilar
4 dielectric;
5 etching the bulk dielectric with a first etch recipe including
6 hydrofluorocarbon and a selectivity gas consisting of fluorocarbon in a first
7 proportion; and
8 etching the bulk dielectric with a second etch recipe including
9 hydrofluorocarbon and the selectivity gas in a second proportion that is greater than
10 the first proportion, wherein etch selectivity to the underlying layer is greater for the
11 second etch recipe than etch selectivity for the first etch recipe.
12
13 30. A method as defined in claim 29, wherein the fluorocarbon is supplied in time
14 and concentration pulsed intervals.
15
16 31. A method as defined in claim 29, wherein the bulk dielectric layer is selected
17 from the group consisting of doped and undoped silicon dioxide.
18
19 32. A method as defined in claim 29, wherein the underlying layer is selected
20 from the group consisting of:
21 a nitride compound, a refractory metal nitride, cobalt nitride, titanium nitride,
22 tungsten nitride, and hafnium nitride, silicon nitride, undoped oxide, and an oxide
23 that is compositionally dissimilar to the bulk dielectric.
24
25 33. A method as defined in claim 29, wherein the selectivity gas is selected from
26 the group consisting of CF_4 , C_2F_6 , C_4F_8 , C_5F_6 , C_5F_8 , and combinations thereof.

1 34. A method as defined in claim 29, wherein the hydrofluorocarbon is CHF₃
2 supplied in about 30 parts to about 50 parts and the selectivity gas of the second etch recipe
3 is supplied in a range from less than about 1 parts to about 15 parts.

4

5 35. A method as defined in claim 29, wherein:
6 the bulk dielectric is composed of silicon dioxide; and
7 the underlying layer is composed of silicon nitride.

36. In an etch chamber having a roof composed of silicon, a semiconductive substrate support for supporting a semiconductive substrate having a bulk dielectric disposed upon an etch stop layer, and having a silicon ring surrounding the semiconductive substrate support, an etching method comprising:

maintaining the temperature of:

the roof of the etch chamber in a range from about 135° C to

about 200° C;

the semiconductive substrate support in a range from about

-30° C to about 80° C;

the silicon ring in a range from about 180° C to about 250° C;

etching a recess having an aspect ratio of at least 5:1 in the bulk dielectric using a gaseous etchant including CHF_3 and a selectivity compound consisting of carbon and fluorine;

etching the recess to the semiconductive substrate; and

stopping etching the recess after the etch stop layer has been exposed.

37. A method as defined in claim 36, wherein the etch stop layer is refractory metal nitride.

38. A method as defined in claim 37, wherein the refractory metal nitride is selected from the group consisting of cobalt nitride, titanium nitride, tungsten nitride, and hafnium nitride.

39. A method as defined in claim 36, wherein the etch stop layer is composed of a layer selected from silicon nitride, TEOS, undoped oxide, and an oxide that is compositionally different from the bulk dielectric.

1 40. A method according to claim 36, wherein the bulk dielectric is composed of
2 silicon dioxide and the etch stop layer is composed of silicon nitride.

3
4 41. A method as defined in claim 36, wherein:
5 the etch stop layer is a spacer on each gate stack in a pair of separated gate
6 stacks situated over the semiconductive substrate;
7 the bulk dielectric is formed over and between the gate stacks;
8 said etching forms a contact hole between the pair gate stacks without etching
9 the spacer.

1 42. A method of determining a specific etch recipe for etching silicon dioxide
2 with predetermined selectivity to an etch stop layer underlying the silicon dioxide, the
3 method comprising:

4 etching silicon dioxide with a gaseous etchant including a hydrofluorocarbon
5 and a selectivity gas consisting of carbon and fluorine to obtain a selectivity to the
6 etch stop layer;

7 repeating said etching with different amounts of said selectivity gas consisting
8 of carbon and fluorine to correspondingly obtain different selectivities to said etch
9 stop layer;

10 selecting an amount of said different amounts of said selectivity compound
11 corresponding to a desired etch selectivity to said etch stop layer; and

12 etching silicon dioxide with a gaseous etchant including the
13 hydrofluorocarbon and said selected amount of said selectivity gas to obtain said
14 desired selectivity to the etch stop layer.

15
16 43. A method as defined in claim 42, wherein the selectivity gas is selected from
17 the group consisting of CF_4 , C_2F_6 , C_4F_8 , C_5F_6 , C_5F_8 , and combinations thereof.

18
19 44. A method as defined in claim 42, wherein the etch stop layer is refractory
20 metal nitride.

21
22 45. A method as defined in claim 44, wherein the refractory metal nitride is
23 selected from the group consisting of cobalt nitride, titanium nitride, tungsten nitride, and
24 hafnium nitride.

25
26 46. A method as defined in claim 42, wherein the etch stop layer is silicon nitride.

1 47. A method as defined in claim 46, wherein:

2 the nitride compound is a spacer on each gate stack in a pair of separated gate
3 stacks situated over the semiconductor substrate;

4 the silicon dioxide is formed over and between the gate stacks;

5 each of said etching steps forms a contact hole between the pair gate stacks
6 without etching the spacer.

7

8 48. A method as defined in claim 42, wherein the etch stop layer is an oxide that
9 is compositionally different from the silicon dioxide.

10

11 49. A method as defined in claim 42, wherein the contact hole has an aspect ratio
12 of greater than about 5:1.

ABSTRACT OF THE INVENTION

The present invention relates to a method of anisotropically etching a semiconductive substrate using a hydrofluorocarbon etch gas with an etch selectivity fluorocarbon gas that previously was used to enhance oxide etching but not nitride selectivity. The present invention uses the fluorocarbon gas under conditions that enhance selectivity of the etch to nitride with respect to a bulk dielectric material such as doped and undoped silicon dioxide.

G:\DATA\PAT\11675183.PAT




Figure 1




Figure 2A




Figure 2B




Figure 3




Figure 4




Figure 5




FIGURE 6

DECLARATION, POWER OF ATTORNEY, AND PETITION

We, KEVIN G. DONOHOE and DAVID S. BECKER, declare: that we are citizens of the United States of America; that our residences and post office addresses are 719 West Ridgeline Drive, Boise, Idaho 83702 and 2399 Sunshine Drive, Boise, Idaho 83712, respectively; that we verily believe we are the original, first, and joint inventors of the subject matter of the invention or discovery entitled GAS MIXTURE FOR A CONTACT ETCH AND METHOD OF ETCHING for which a patent is sought and which is described and claimed in the specification attached hereto; that we have reviewed and understand the contents of the above-identified specification, including the claims referred to, and that we acknowledge the duty to disclose information which is material to the examination of this application in accordance with Section 1.56(a) of Title 37 of the Code of Federal Regulations.

We declare further that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful, false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful, false statements may jeopardize the validity of the application or any patent issuing thereon.

We hereby appoint as our attorneys and/or patent agents: RICK D. NYDEGGER, Registration No. 28,651; DAVID O. SEELEY, Registration No. 30,148; JONATHAN W. RICHARDS, Registration No. 29,843; JOHN C. STRINGHAM, Registration No. 40,831; BRADLEY K. DeSANDRO, Registration No. 34,521; JOHN M. GUYNN, Registration No. 36,153;

CHARLES L. ROBERTS, Registration No. 32,434; GREGORY M. TAYLOR, Registration No. 34,263; DANA L. TANGREN, Registration No. 37,246; KEVIN B. LAURENCE, Registration No. 38,219; ERIC L. MASCHOFF, Registration No. 36,596; C. J. VEVERKA, Registration No. 40,858; ROBYN L. PHILLIPS, Registration No. 39,330; RICHARD C. GILMORE, Registration No. 37,335; DAVID B. DELLENBACH, Registration No. 39,166; JOHN N. GREAVES, Registration No. 40,362; KEVIN K. JOHANSON, Registration No. 38,506; DAVID L. GRIFFIN, Registration No. 44,136; R. BURNS ISRAELSEN, Registration No. 42,685; DAVID R. TODD, Registration No. 41,348; JESÚS JUANÓS i TIMONEDA, Registration No. 43,332; STEPHEN D. PRODNUK, Registration No. 43,020; R. PARRISH FREEMAN, JR., Registration No. 42,556; ADRIAN J. LEE, Registration No. 42,785; and KYLE H. FLINDT, Registration No. 42,539, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith. All correspondence and telephonic communications should be directed to:

JOHN N. GREAVES
WORKMAN, NYDEGGER & SEELEY
1000 Eagle Gate Tower
60 East South Temple
Salt Lake City, Utah 84111

Wherefore, we pray that Letters Patent be granted to us for the invention or discovery described and claimed in the foregoing specification and claims, declaration, power of attorney, and this petition.

Signed at Boise, Idaho, this 26 day of June 1999. April, 2000.


Inventor:



Kevin G. Donohoe
719 West Ridgeline Drive
Boise, Idaho 83702

Signed at Boise, Idaho, this 26 day of June 1999. April, 2000.

Inventor:


David S. Becker
2399 Sunshine Drive
Boise, Idaho 83712

JNG:jrj

G:\DATA\WPDOCS2\JNG\PATPROS\POWRATTY\11675183.POA